We present process probes useful to investigate the processdependent quality of p-n junctions in semiconductors. The probes are sensitive to the presence of thermal generation centers, which ignite macroscopic current avalanches. Since the carrier generation events are promoted by the presence of localized imperfections such as dislocations, stacking faults, etc., the avalanche ignition rate represents a suitable figure of merit for ranking the overall process cleanliness. In particular, by using these probes we report a nonuniform distribution of lattice defects within certain junctions. This phenomenon has been verified by means of standard etching and infrared optical inspection. Some technological hints are finally provided, capable of reducing the defectivity and improving the fabrication of microelectronic devices.
INTRODUCTION
The quality of semiconductor technological processing is one of the paramount issues for the modern microelectronics. The current leakage of devices and the quality of shallower junctions can put in jeopardy VLSI electronic systems, as they imply boosted power consumption and performance degradation. Though major attention has been traditionally paid to the leakage ascribed to peripheral defectivity, the bulk impurities also play a role, for example in flicker-noise-related issues [I 1. Therefore, besides the struggle to purifying the starting silicon ingot, a research for successive lowdamage, defect-free technological steps has always been pursued.
Purpose of our work was to rank the pureness of fabrication processes by means of simple probe devices, whose characteristics are especially sensitive to the quality of the technology. We employed basic junctions and biased them above the breakdown voltage, in order to exploit the avalanche multiplication phenomena, as described in the following section. Briefly, when a carrier pair is generated within the junction depleted region, such an event is signaled via the output of a milliamp current pulse.
This basic idea is derived from ultra-high sensitivity photodetectors, in which the absorption of a single photon in the junction's depleted region, causes the turn on of the avalanche [ 2 ] .
As photodetectors, their performance is compromised by unwanted current ignitions not due to photons, the so-called "dark" counting rate. On the contrary, from our application's standpoint, the thermalinduced counting rate is useful to assess the generation rate in the semiconductor, while photon-assisted carrier generation must be inhibited. Instead of blinding the probes by overlaid metal layers, we preferred to leave the junction uncovered and to operate in the dark.
The silicon defects distribution had often been considered uniform over the junction. Instead, by means of the proposed probes, we show that this is generally not true. We derive how the defect distribution varies according to the diameter of the junction, and progressively increases towards the edges. The finding is consistent with other published data (see [3] ). Moreover, the increase in the defect density near the junction boundary is confirmed by the data collected using different experimental techniques, ranging from curve-tracer analysis to infrared optical inspection. Eventually, the exploitation of alternative probe geometries underlines the benefits of the defect gettering, while suggesting a straightforward way to improve the performance of any device, especially those with reverse-operated junctions.
PROBE'S OPERATING PRINCIPLE
The most convenient operating regime for the defectivity probes is the Geiger mode, much like in Single-Photon Avalanche Diodes (SPADs, [2] ). Rather than providing a reverse current proportional to the photon flux, like in conventional Avalanche Photodiodes (APDs), the proposed probes output a standard current pulse, synchronous to the avalanche ignition. Fig. I shows a circular probe, with the schematic cross section and top views. Thanks to its simple layout, such a device can be included in most microelectronic technologies, virtually with no additional masks. The cathode of the diode is a large n' diffusion (diameter ranging from 5 up to 200pm) into a p epi-layer, surrounded by a collecting p + sinker that conveys the current to the anode metallization. Alternatively, current can be collected directly from the bottom of the wafer, avoiding the need for sinker diffusion, contact opening and anode metal layer.
The high-field active region is defined by a p + deep enrichment diffusion within the shallow n+ diffusion. Note that all of these layers can be found in most standard process flows, especially bipolar, with no additional overhead on the thermal budget. Fig. 2 sketches the vertical doping profiles in the active region, used throughout this work, as available in the BiCMOS technology under investigation. The devices must be operated in strong reverse bias, at least a few volts above breakdown. The physical phenomenon allowing the probe to respond to one single electron-hole couple generation is the onset of a current buildup, assured by the carrier multiplication arising when the device is biased beyond the breakdown voltage. The original thermally generated electron-hole pair is accelerated by the high electric field, and becomes able to generate in tum other electron-hole pairs, and so on. Finally, the avalanche current will flow through the entire active region of the device (corresponding to the p + enrichment diffusion); the ultimate current level depends on the reverse voltage in excess to the junction's breakdown, and on the resistance of the space charge zone. 121
HOW TO PERFORM THE READOUT OF THE PROBE
Depending on the quality of the process steps, the junctions can show very different behaviors. From a simple DC inspection of the diode, by means of a curve tracer, early information was collected and is summarized in Fig. 3 . The I-V curve of a device that can be suitably used as a process probe must feature the typical flickering just above the breakdown knee. This is a signature that the avalanche is triggered by infrequent thermal generation. Fig. 3a depicts the reverse bias I-V curve relative to a device unsuitable to be used as a probe: nearly at every sweep of the reverse voltage above breakdown, the junction is brought into avalanche by frequent generation events. Therefore the junction is always carrying current and the curve shows very limited flickering. Fig. 3b refers instead to a reasonably clean realization of the technology. The plot shows an evident flickering between the onstate (avalanche ignited) and quiescence (above breakdown, but with no current flowing), thanks to the low generation rate, i.e. the long time elapsed before an avalanche ignition. If the processing is very clean, the generation rate is so low that no current is observed for hundreds of microseconds even after the voltage sweeps above breakdown. Even from the simple comparison between this image and the previous one, the processes can be discriminated at least from a qualitative standpoint.
Further insight can be gained by resorting to probes with smaller active areas or by operating the probe in a cooled environment. , ii) the steady off-state (below breakdown, with no current), and iii) the quiescent state (above breakdown, but with the avalanche still not ignited).
Process quality can be also inferred from the images obtained by E M (Infrared Emission Microscope) inspection, and sometimes by a simple visual check. For example, Fig. 4 reports the luminescence detected onto a circular probe on a BiCMOS wafer. Lattice defects (dopant clusters, dislocations, stacking faults, etc.) cause a localized electric field peak and an increased carrier generation, thus originating hot spots. In Fig. 4 , a macroscopic encroachment of defects, i.e. hot spots, causes a bright microplasma in the upper part of the diode area. The presence of such ensemble can be immediately tracked also with the aid of curve-tracer analysis, as shown in Fig. 5 : the dominant microplasma and the rest of the diode give rise to two distinct breakdown voltages, which eventually reflect in a doublesloped descent of the I-V curve.
After the selection of the suitable probe, the quantitative assessment of the defectivity can be performed by counting the generation rate. After the avalanche current has settled, the quiescent bias condition must be restored; i.e., the multiplication is to be extinguished by switching the detector into the off-state. A simple technique employs a high-value ballast resistor in cascade with the probe (Fig. 6) , also known as Passive Quenching Circuit (PQC). This solution is very advantageous, since it can be fully integrated together with the probe, with minimal waste of area. The voltage across the ballast resistor suddenly rises at the onset of the avalanche, thus reducing the voltage drop available to the junction and quenching the avalanche.
A snapshot of the passive quenching sequence is reported in Fig.  6 , where the exponential decay of the avalanche current is evident in the upper trace (a). The peak of the current is dictated by the excess voltage above breakdown applied to the diode. [2] Once the current signal has been switched-off, the reverse bias of the detector restores through the ballast resistor. Unfortunately, the time constant of the charge can easily reach microseconds, as seen on the lower trace (b) of Fig. 6 ; should the thermal events rate be too high, this method becomes practically unusual.
A smarter turn-off of the detector is achieved via a dedicated Active Quenching Circuitry (AQC).
[2] It is based onto a voltage comparator that senses the current onset and activates a feedback network that switches off the diode, by biasing it below breakdown, and keeping it quenched for a few tens of nanoseconds. Fig. 7 illustrates the typical digital output of the whole system. Despite being more instrumentation-intensive, this solution permits achieving counting rates as high as 106 counts per second, and provides standard TIL pulses at the output. 
AVALANCHE WAVEFORMS (BOlTOM) OF CURRENT (A) AND ANODE

VOLTAGE (B) OF A PROBE WITH MODERATE INJECTION RATE
PROCESS DEFECTIVITY RANKING
In order to test the validity of the indications given by the technology probes, some wafers were processed, with minor variations in the steps following the diffusion of the junctions. The dose of the boron ion implantation of the enrichment was l.10L3cm-' at lOOkeV, with 6h annealing at 1000°C in nitrogen; the dose of the ion-implanted phosphorus shallow junction was 2.10L4~m-2 at 80keV. Wafer 1 was annealed for 3h at 950°C in nitrogen, before the contact opening; wafer 2 and wafer 3 were annealed for 1h at 1000°C in nitrogen. Moreover, in the latter case a highly doped phosphorus isolation diffusion was implanted 20km beyond the anode, for gettering testing purposes.
Circular probes with different dimension were placed around the wafer, for gathering information on the spatial position of the defectinduced carrier generation sites, thus providing a suitable means for defectivity mapping at wafer scale. Each probe site was composed of an array of 10 identical devices, sharing a common epi-layer anode. Several groups of detector arrays were laid out, with different enrichment and shallow junction diameters, thus permitting the evaluation of the junction's behavior with respect to area. Since only the region with the enrichment diffusion undergoes avalanching, in the following only that diameter will be specified. First, I-V curves were extracted. For instance, 50pm-diameter probes on wafer 2 featured mean breakdown voltage of 74V and mean reverse resistance of 5.5kfi. The devices were then completely obscured, assuring that any avalanche triggering was due to thermal generation. Each detector was reverse-biased 5V above its breakdown; the ignition rate was recorded by a universal counter fed by the AQC. The experimental data are summarized in Table I . Fig. 8 sketches the log-log plot of the first two sets of data collected in Table I . The ignition rate was expected to be proportional to the volume of the depleted region (i.e. the square of the probe diameter, as long as the depletion layer thickness is constant). While following quite rigorously a straight power-law increase, the avalanche ignition trend is steeper than predicted. Much the same behavior is followed by other data reported in literature and plotted in Fig. 8 for ease of comparison (after [3] , using a definitely different manufacturing technology). This indicates the existence of a general mechanism responsible for the creation of generation centers within the junction.
ANALYSIS OF THE DEFECTS DISTRIBUTION
Performing the power-law interpolation on the measured points, we discover that a fairly good fit is achieved when the defect density per unity area, p(r, p), is hypothesized non-uniform. Namely, the density of generation centers should vary with the radius of the active where r is the distance from the center of the junction, k is a constant coefficient, and n the growth factor. Labeled R the outer radius of the avalanching area of the detector, the overall generation rate G(R) can be written as:
Probearea
Summing up all the generation centers encountered from the core of the probe up to the edge, the total rate results are:
Rn+= n + 2 = 2 n . k . -with the uniform case being k M 2 .
From Table I and Figs. 8 and IO the parameters k and n can be inferred. Their values are listed in Table 11 , when the radius R is expressed in microns. In all three wafers, the radial defect density increases less than linearly. For the sake of clarity, Fig. 9 shows the defect density in the case n < I , as compared to the ideal case of constant defect density, i.e. n = 0. The same power dependence (n = 0.7) is found for all three wafers. As expected, the higher temperature annealing of wafers 2 and 3, as compared to wafer 1, yield appreciable reduction of the defectivity [4] within the active areas (decrease in k).
As seen in Fig. IO , an additional phosphorus isolation diffusion around the probes on wafer 3 proved to be very effective in reducing the defectivity, as compared to wafer 2. In [3] the drive-in of the dopant was performed by laser-annealing method, accomplishing a remarkably better defect reduction (yielding a very small k). However, the gettering efficiency of the structure surrounding the active area seems rather poor, as the increase in the defect density is very steep (high n). The hypothesis of radial growing density of defects is supported by other experimental evidence. Fig. 11 shows three images obtained by an Infrared Emission Microscope (IEM). The probe is kept in the dark, while the junction is operated at different excess The snapshots can be conveniently regarded as a sequence of the defects' progressive activation. The efficacy of the optical technique in spatially localizing the hot spots into the junction [ 5 ] is fully exploited in Fig. 11 . The luminescence pattem maintains a concentric shape; the most active sites lie near the extreme periphery of the probe area, and cause hot spots already at low excess bias voltages. Instead, by increasing the bias, also the inner generation centers become progressively active. In principle, this current crowding near the edge could be due to the presence of the collecting electrode: however this altemative mechanism was ruled out by contacting the anode from the back of the wafer. By relating the hot-spot distribution to the generation center distribution, the sequence in Fig. 11 testifies that the defect density grows with the distance from the core of the device.
The split among wafers 1, 2, and 3 does not affect the long-range action of the gettering on the defects (in fact n does not change), but it improves the overall quality of the process (lower k). This fact can be explained by taking into account the gettering action experienced by the defect clusters, which moves them away from the junction core. The gettering exerted by the edges of the junction gets improved when a high temperature annealing is used, since it favors the motion of defects toward the periphery. 
PROBES OF DIFFERENT DIMENSIONS. BRIGHT OUTER RINGS ARE CLEARLY VISIBLE STILL IN THESE CASES
Since the gettering phenomenon acts outside the junction and there it attracts the defects, the spatial distribution of the generation centers grows when approaching the junction borders. The isolation diffusion designed all around the inspection areas in wafer 3 works as stronger gettering attractor, yielding reduced k value; the n is left unchanged, and indicates that the defect origin is the same in all the wafers. The efficacy of the heavily doped diffusions is proven by a reduction in the defectivity by a factor of 20 (Fig. 10) .
As can be seen, the proposed parameters provide intuitive insight in the defectivity formation and propagation mechanisms. Thanks to the fast evaluation of the defectivity achieved by measuring the counting rate of the probes, it is possible to identify the optimum settings for temperature and duration of the annealing step. The further infrared characterization of the probes was carried out and main results appear in Fig. 12 . The visible current filaments identify the numerous microplasmas lying in the outskirts, localizing the areas where the peaked electric field engenders a local multiplication process, with highly energetic carriers. The spots often stand out clearly visible with usual optical microscopy.
A traditional Secco-etch analysis [6] was also performed, to check whether the dislocations were effectively swept away from the junction. The Secco-etch procedure marks the location of some types of lattice imperfections. Fig. 13 reports the photographs of two arrays of probes taken on wafer 1 and 3: the majority of defects lies indeed at the junction edge, [7] and wafer 3 demonstrates a manifest reduction in the defect density.
We applied the previous technological recipes on a special batch produced with Silicon-On-Insulator (SOI) substrates, with oxide trenches of lpm thickness purposely placed between adjacent detectors. Fig. 14 shows a probe enclosed into square trenches, immediately after the dig-and-refill, and the diffusion of phosphorus isolation. As expected, the great majority of defects encroach at the four corners of the geometry, and near the trench opening on the right.
The dislocations and defects introduced in the lattice by the trench definition steps are clearly visible in the Tunneling Electron Microscope (TEM) image of Fig. 15 the probe is sufficiently far from the crowding of these imperfections and from the trench, so that the distribution of pitfalls is nearly random (Fig. 14) . In conclusion, both the isolation diffusion and the trench processing can usefully act as gettering sites for the cleaning of the region where the final device is to be instanced.
HINTS FOR PROCESS IMPROVEMENT
In the literature, alternative planar structures exist where heavily doped diffusions or polysilicon structures [9] work as the gettering means. As a crosscheck of our interpretation, a cigar-shaped probe geometry was explored (Fig. 16) . The gettering efficiency is much more effective in the new topology: due to the remarkable increase in the perimeter extension, gettering sites better clean up the active area of these new probes.
The experimental data collected on cigar-like junctions are listed in Table 111 . For wafer 5, when comparing the cigar areas 200x5pm2 vs. 5 0 0 x 5 p 2 (1:2.5 ratio), we obtain proportional scaling in the generation rate: the count passes from 15,000 to 39,500 cps (1:2.6). For both the wafers in Table III we also noticed a higher dark counting rate for wider cigars ( 100x10pm2). This circumstance could be ascribed again to the reduced gettering efficiency of the lateral side of the large cigars, which entails a major degradation in the silicon properties.
ADVANTAGES OF THE TECHNIQUE
The proposed process probes proved useful both during the early process development and later process optimization. Since they have a conveniently simple structure, they can be included on most test FIG. 1 wafers during the tweaking of new production processes. The probes allow the overall evaluation of defects density and the mapping of their distribution, and they provide direct physical insight on the wafer manufacturing quality. As compared to PCM (Process Control Monitoring) techniques, based on checking the electrical characteristics of test transistors, our method allows tighter evaluation of the quality down to the junction level. As opposed to standard wafer-etching techniques (e.g. Secco, Sirtl, etc.), timeconsuming and destructive of the wafer under test, our procedure is faster and non-invasive. Moreover, whereas etching and staining methods provide only qualitative images of the defect distribution, this new technique also gives defectivity figures of merit.
Moreover, we devised a non-uniform distribution of the generation centers, that we ascribed to the radial movement of dopant clusters towards the gettering media outside the active junctions. The main gettering attractors proved to be the highly doped phosphorus isolation diffusion and the thermal oxide at the edge of the photolitographic opening of the shallow diffusion.
From a technological standpoint, the overall quality of the wafer was enhanced by a higher temperature annealing. The improvement of drive-in uniformity, annealing and diffusion techniques, as well as gettering, will allow a better control of the defects during the tailoring of a given technology. Instead, as far as layout is concerned, our analysis highlights the convenience of adopting stretched topologies, i.e. extended perimeter as compared to the area.
In conclusion, the procedure can help refining the fabrication aspects of diodes, Zeners with lower excess noise, avalanche photodiodes (APDs) with reduced dark current, power transistors, memory cells, and every device where leakage matters.
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